ARM Cortex-A720
| General information | |
|---|---|
| Launched | 2023 |
| Designed by | ARM Ltd. |
| Cache | |
| L1 cache | 64/128 KiB (32/64 KiB I-cache with parity, 32/64 KiB D-cache) per core |
| L2 cache | 128–512 KiB per core |
| L3 cache | 512 KiB – 32 MiB (optional) |
| Architecture and classification | |
| Microarchitecture | ARM Cortex-A720 |
| Instruction set | ARMv9.2-A |
| Products, models, variants | |
| Product code name |
|
| Variant | |
| History | |
| Predecessor | ARM Cortex-A715 |
| Successor | ARM Cortex-A725 |
The ARM Cortex-A720 is a CPU core model from Arm unveiled in TCS23 (total compute solution),[1] it serves as a successor of the CPU core ARM Cortex-A715, Cortex-A700 CPU cores series generally focus on high performance and efficiency, the CPU core can be paired with other cores in its family like ARM Cortex-X4 or/and ARM Cortex-A520 in a CPU cluster. It can be used as either "big" or "LITTLE".[2][3][4][5][6][7]
Architecture changes in comparison with ARM Cortex-A715
[edit]- 15% peak performance improvement over the Cortex-A715
- Can down to same size as Cortex-A78 with 10% performance improvement
- Down L2 cache hit latency to 9 cycles (from 10 cycles)
- Down mispredict latency to 11 cycles (from 12 cycles)[4]
- x2 L2 bandwidth
- Area optimize configuration for no area cost vs A78
- DSU-120
- Up to 14 cores (up from 12 cores)
- Up to 32 MiB of shared L3 cache (increased from 16 MiB)
- Update to ARMv9.2
Architecture comparison
[edit]| uArch | Cortex-A78 | Cortex-A710 | Cortex-A715 | Cortex-A720 |
|---|---|---|---|---|
| Peak clock speed | ~3.0 GHz | |||
| Decode width | 4 | 5 | ||
| Dispatch | 6/cycle | 5/cycle[8] | ? | |
| Max In-flight | 160 | ? | 192+[9] | ? |
| L0 (Mops entries) | 1536[10][11][12] | 0 | ||
| L1-I + L1-D | 32/64+32/64 KiB | |||
| L2 | 128–512 KiB | |||
| L3 | 0–8 MiB | 0–16 MiB | 0–32 MiB | |
| AArch | 32-bit and 64-bit | 64-bit | ||
| Architecture | ARMv8.2-A | ARMv9.0-A | ARMv9.2-A | |
See also
[edit]- ARM Cortex-X4, related high performance microarchitecture
- ARM Cortex-A520, related high efficient microarchitecture
- Comparison of ARMv8-A cores
References
[edit]- ^ Dahad, Nitin (2023-06-02). "Arm Total Compute Solution 2023 targets premium smartphones". Embedded.com. Retrieved 2024-01-17.
- ^ "New Arm Cortex-A720 and Cortex-A520 CPUs launched - Announcements - Arm Community blogs - Arm Community". community.arm.com. 2023-05-29. Retrieved 2023-09-16.
- ^ "Cortex-A720". developer.arm.com. Retrieved 2023-09-16.
- ^ a b Bonshor, Gavin. "Arm Unveils 2023 Mobile CPU Core Designs: Cortex-X4, A720, and A520 - the Armv9.2 Family". www.anandtech.com. Retrieved 2023-06-06.
- ^ "A closer look at ARM's new Cortex-A75 and Cortex-A55 CPUs". Android Authority. 2017-05-31. Retrieved 2023-06-06.
- ^ "Arm Introduces A New Big Core, The Cortex-A720". WikiChip Fuse. 2023-05-28. Retrieved 2023-06-06.
- ^ "TCS23: The complete platform for consumer computing - Announcements - Arm Community blogs - Arm Community". community.arm.com. 2023-05-29. Retrieved 2023-09-16.
- ^ "Arm Cortex-X2, A710, and A510 deep dive: New Armv9 CPU designs explained". Android Authority. 2021-05-25. Retrieved 2023-06-06.
- ^ "Arm Introduces The Cortex-A715". WikiChip Fuse. 2022-06-28. Retrieved 2023-09-16.
- ^ Frumusanu, Andrei. "Arm's New Cortex-A78 and Cortex-X1 Microarchitectures: An Efficiency and Performance Divergence". www.anandtech.com. Retrieved 2023-06-06.
- ^ "Documentation – Arm Developer". developer.arm.com. Retrieved 2023-06-06.
- ^ "Documentation – Arm Developer". developer.arm.com. Retrieved 2023-06-06.
This article needs additional or more specific categories. Please help out by adding categories to it so that it can be listed with similar articles. (June 2023)
Text is available under the CC BY-SA 4.0 license; additional terms may apply.
Images, videos and audio are available under their respective licenses.
Cover photo is available under {{::mainImage.info.license.name || 'Unknown'}} license.
Cover photo is available under {{::mainImage.info.license.name || 'Unknown'}} license.
Credit:
(see original file).
